

## AK4497S Application Note

#### 1. General Description

This Application Note is intended to assist in designing systems using the AK4497S.

2. Table of Contents	
1. General Description	1
2. Table of Contents	1
3. Acronyms	2
4. AK4497S Function List	2
5. Recommended States when Changing Clock Frequency or Pin/Register Setting	4
5.1. Clock Frequency	4
5.2. Control Pin Setting (Pin Control Mode)	5
5.3. Register Setting (Register Control Mode)	6
6. Latency in Each Playback Mode	7
6.1. PCM mode	7
6.2. DSD mode	7
7. Design of Analog Output Post-Circuit	8
7.1. Calculation of the DC load resistance	8
7.2. Filter Design	9
8. Recommended Components	10
8.1. Capacitance Values to be noted	10
9. Device Connection Example in Dual Mono mode	.11
10. Revision History	12
IMPORTANT NOTICE	12

3. Acronyms	
-------------	--

		Description
(1)	PCM	Pulse Code Modulation
(2)	DSD	Direct Stream Digital
(3)	FS	Sampling Frequency
(4)	FSB	Base Sampling Frequency
		(ex. FSB is 48 kHz when FS = 48, 96,192, 384, 768 or 1536 kHz.)
		(ex. FSB is 44.1 kHz when FS = 44.1, 88.2,176.4, 352.8, 705.6 or 1411.2 kHz.)

#### 4. AK4497S Function List

Table 1 shows the functions available in PCM/EXDF/DSD modes. In Pin Control mode, only a few functions are available. Refer to P38 in the datasheet for the functions available in Pin Control mode.

Table 1. Function List of PCM/EXDF/DSD mode @Register Control Mode (Y: Available, N/A: Not available)

		,		/			
Function	Default State	Address	Register	PCM	EXDF	DSD	mode
Function	Delault State	Address	Name	mode	mode	Normal	Volume Bypass
Automatic Conversion Mode Switching (PCM/DSD, EXDF/DSD)	Disable	15H	ADPE	Y	Y	Y	Y
Manual Conversion Mode Select (PCM, DSD, EXDF)	PCM mode	00H 02H	EXDF DP	Y	Y	Y	Y
DSD Path Select	Normal Path	06H	DSDD	N/A	N/A	Y	Y
System Clock Setting Mode Select @ PCM mode	Manual Setting Mode	00H	ACKS	Y	N/A	N/A	N/A
MCLK Frequency Select @ DSD mode	512fsb	02H	DCKS	N/A	N/A	Y	Y
WCK Frequency Select @ EXDF mode	768kHz	00H	ECS	N/A	Y	N/A	N/A
Digital Filter Select @ PCM mode	Short Delay Sharp Roll-off Filter	01H 02H 05H	SD SLOW SSLOW	Y (Note 1)	N/A	N/A	N/A
Digital Filter Select @ DSD mode	39 kHz Filter	09H	DSDF	N/A	N/A	Y	N/A
De-emphasis Response	OFF	01H	DEM[1:0]	Y	N/A	N/A	N/A
Audio Serial Data Interface Format Select @ PCM mode	32-bit MSB	00H	DIF[2:0]	Y	N/A	N/A	N/A
Audio Serial Data Interface Format Select @ EXDF mode	24-bit LSB	00H	DIF[2:0]	N/A	Y	N/A	N/A
TDM Interface Format Select	Normal mode	0AH	TDM[1:0]	Y	N/A	N/A	N/A
Daisy Chain	Normal mode	0BH	DCHAIN	Y	N/A	N/A	N/A
Digital Attenuator Attenuation Level Setting	0 dB	03-04H	ATTL[7:0] ATTR[7:0]	Y	Y	Y	N/A
Gain Control	2.8 Vpp	07H	GC[2:0]	Y	Y	Y	N/A
Zero Detection	Disable	01H	DZFE	Y	Y	Y	N/A

Inverting Polarity of DZFL/R pins	"H" at detecting zero	02H	DZFB	Y	Y	Y	Y
Mono/Stereo mode Select	Stereo	02H	MONO	Y	Y	Y	Y
Analog Output Polarity Invert	OFF	05H	INVL/R	Y	Y	Y	Y
Data Selection of L-channel and R-channel	Not Swap (Stereo) Rch (Mono)	02H	SELLR	Y	Y	Y	Y
Sound Quality Select	Setting 1 & Setting 3	08H	SC[2:0]	Y	Y	Y	Y
Noise Free DSD Mute Function when Full-Scale Data Input	Disable	06H	DDM	N/A	N/A	Y	Y
Soft Mute Enable	Not Muted	01H	SMUTE	Y	Y	Y	N/A
RSTN	Reset	00H	RSTN	Y	Y	Y	Y
Clock Synchronization Function	Enable	07H	SYNCE	Y	Y	N/A	N/A

Note 1. The digital filter is fixed to super slow roll-off filter in Oct Speed Mode and Hex Speed Mode. Note 2. Available in Normal Speed Mode, Double Speed Mode and Quad Speed Mode.

#### 5. Recommended States when Changing Clock Frequency or Pin/Register Setting

Power Down, Standby and Reset functions of the AK4497S are controlled by PDN pin, STBYN bit, MCLK and RSTN bit (Table 2) $_{\circ}$ 

State	PDN pin	MCLK Input	STBYN bit	RSTN bit	Analog Output
Power Down	L	*	*	*	Hi-Z
Standby	Н	No	*	*	Hi-Z
	Н	Yes	0	*	Hi-Z
Reset	Н	Yes	1	0	VCML/R
Normal Operation	Н	Yes	1	1	Signal output

Table 2. Power Down, Standby, and Reset function (\*: do not care)

This chapter describes which states the AK4497S should be in when changing clock frequency, control pin settings and register settings.

#### 5.1. Clock Frequency

Table 3 shows the states that are allowed when changing the clock frequencies or are stopped.

Clock	Power Down	Standby	Reset	Normal Operation	Notes		
MCLK frequency	Y	Y	Y	N/A	-		
BICK frequency	Y	Y	Y	N/A	Note 3		
LRCK frequency	Y	Y	Y	N/A	Note 3		
DCLK frequency	Y	Y	Y	N/A	-		

Table 3. Permitted States When Changing Clock Frequencies (Y: Permitted, N/A: Not Permitted)

Note 3. When ACKS bit = "0" and AFSD bit = "0", BICK and LRCK frequencies must be changed in the Standby or reset state. It is possible to change BICK and LRCK frequencies during normal operation when ACKS bit = "1" or AFSD bit = "1", but click noise may occur. This click noise can be avoided by the external mute circuit.

MCLK must be provided at the frequency ratios shown in Table 4 and Table 5.

When using the AK4497S at the N/A frequency ratios, the internal operating frequency decreases, leading to deterioration in THD+N characteristics. Please use at the N/A frequency ratios at your own risk.

 Table 4 System Clock Example 1 (Auto Setting mode @Pin Control mode)

LRCK		Sampling Speed						
fs	32fs	48fs	64fs	96fs	128fs	192fs	Mode	
32.0kHz	N/A	N/A	N/A	N/A	N/A	N/A	Normal (≤ 32kHz)	
44.1kHz	N/A	N/A	N/A	N/A	N/A	N/A	Normal (> 20kl l=)	
48.0kHz	N/A	N/A	N/A	N/A	N/A	N/A	Normal (> $32KHZ$ )	
88.2kHz	N/A	N/A	N/A	N/A	N/A	N/A	Doublo	
96.0kHz	N/A	N/A	N/A	N/A	N/A	N/A	Double	
176.4kHz	N/A	N/A	N/A	N/A	22.5792	33.8688	Qued	
192.0kHz	N/A	N/A	N/A	N/A	24.5760	36.8640	Quad	
384kHz	N/A	N/A	24.576	36.864	N/A	N/A	Oct	
768kHz	24.576	36.864	N/A	N/A	N/A	N/A	Hex	

(N/A: Not available)

LRCK			Sampling Speed				
fs	256fs	384fs	512fs	768fs	1024fs	1152fs	Mode
32.0kHz	8.1920	12.2880	16.3840	24.5760	32.7680	36.8640	Normal (≤ 32kHz)
44.1kHz	11.2896	16.9344	22.5792	33.8688	N/A	N/A	Normal (> 20kl l=)
48.0kHz	12.2880	18.4320	24.5760	36.8640	N/A	N/A	Normal (> $32KHZ$ )
88.2kHz	22.5792	33.8688	N/A	N/A	N/A	N/A	Daubla
96.0kHz	24.5760	36.8640	N/A	N/A	N/A	N/A	Double
176.4kHz	N/A	N/A	N/A	N/A	N/A	N/A	Qued
192.0kHz	N/A	N/A	N/A	N/A	N/A	N/A	Quad
384kHz	N/A	N/A	N/A	N/A	N/A	N/A	Oct
768kHz	N/A	N/A	N/A	N/A	N/A	N/A	Hex

 Table 5 System Clock Example 2 (Auto Setting mode @Pin Control mode)

(N/A: Not available)

#### 5.2. Control Pin Setting (Pin Control Mode)

Table 6 shows the states that are allowed when changing the pin settings in pin control mode.

Table 6 Permitted States	When Changing Control F	in Settings (Pin Control Mode)
(	Y: Permitted, N/A: Not Peri	nitted)

Pin	Power Down	Standby	Normal Operation	Notes
TDM0/1	Y	Y	N/A	-
SMUTE	Y	Y	Y	-
DIF0/1/2	Y	Y	N/A	-
HLOAD	Y	Y	N/A	-
GAIN	Y	Y	N/A	-
DCHAIN	Y	Y	N/A	-
DEM0	Y	Y	Y	Note 4
INVR	Y	Y	Y	Note 4
SD, SLOW, SSLOW	Y	Y	N/A	Note 5 Note 6
ACKS	Y	Y	N/A	-

Note 4. When switching in the normal operation state, it is recommended to switch at zero-data input or soft-mute state by SMUTE pin = "H" in order to avoid click noise during switching.

Note 6. When changing from the Super slow roll-off filter to any other filter or vice versa in normal operation, the latency may deviate from the expected value (see section <u>6.1</u>). To avoid this, change setting of these pins in Power Down or Standby state.

Note 5. Click noise may occur when the digital filter setting is changed. If click noise can be avoided by the external mute circuit, digital filter setting can be changed during normal operation.

#### 5.3. Register Setting (Register Control Mode)

Table 7 shows the states that are allowed when changing register settings in register control mode.

(Y: Permitted, N/A: Not Permitted)									
Register	Standby	Reset	Normal Operation	Notes					
DIF[2:0]	Y	Y	N/A	-					
AFSD	Y	Y	N/A	-					
ECS	Y	Y	N/A	-					
EXDF	Y	Y	N/A	-					
ACKS	Y	Y	N/A	-					
SMUTE	Y	Y	Y	-					
DEM[1:0]	Y	Y	Y	Note 7					
DFS[2:0]	Y	Y	N/A	-					
SD, SLOW, SSLOW	Y	Y	N/A	Note 8 Note 9					
DZFE, DZFM	Y	Y	Y						
SELLR	Y	Y	Y	Note 7					
DZFB	Y	Y	Y	-					
MONO	Y	Y	Y	Note 7					
DCKB	Y	Y	N/A	-					
DCKS	Y	Y	N/A	-					
DP	Y	Y	N/A	-					
ATTL[7:0], ATTR[7:0]	Y	Y	Y	-					
INVL, INVR	Y	Y	Y	Note 7					
DSDSEL[1:0]	Y	Y	N/A	-					
DSDD	Y	Y	N/A	-					
DMC	Y	Y	N/A	-					
DDM	Y	Y	N/A	-					
SYNCE	Y	Y	N/A	-					
GC[2:0]	Y	Y	N/A						
SC[2:0]	Y	Ý	N/A						
HLOAD	Y	Y	N/A						
DSDF	Y	Y	Y	Note 7					
DSDPATH	Y	Y	N/A						
SDS[2:0]	Y	Y	Y	Note 7					
TDM[1:0]	Y	Y	N/A	-					
DCHAIN	Y	Y	N/A						
ATS[1:0]	Ý	Y	Y	Note 10					

 

 Table 7 Permitted States When Changing Register Settings (Register Control Mode) (Y: Permitted, N/A: Not Permitted)

Note 7. When switching in the normal operation state, it is recommended to switch at zero-data input or soft-mute state by SMUTE bit = "1" in order to avoid click noise during switching.

Note 8. Click noise may occur when the digital filter setting is changed. If click noise can be avoided by the external mute circuit, digital filter setting can be changed during normal operation.

Note 9. When changing from the Super slow roll-off filter to any other filter or vice versa in normal operation, the latency may deviate from the expected value (see section <u>6.1</u>). To avoid this, change setting of these bits in Standby or Reset state.

Note 10. Do not change the ATS[1:0] bits while operating gain transition by SMUTE bit, ATTL[7:0] bits and ATTR[7:0] bits switching.

#### 6. Latency in Each Playback Mode

Latency is the internal processing time it takes for the input digital data to be output as an analog signal.

#### 6.1. PCM mode

Latency in PCM mode is the time from when the impulse data is set in the input register until the peak of the analog signal is output (Figure 1). The latency at PCM mode is the sum of the digital filter group delay and the other operational delays shown below.



Figure 1. PCM mode Latency

In PCM mode, group delays such as Table 8 occur according to the settings of the digital filter. Table 8 Group Delay (PCM mode)

					-
SSLOW bit	SD bit	SLOW bit	Mode	Group Delay ( <mark>Note 11</mark> )	
0	0 0		Sharp roll-off filter	29.2/fs	1
0	0	1	Slow roll-off filter	6.5/fs	
0	0 1 0		Short delay sharp roll-off filter	6.0/fs	(default)
0	1	1	Short delay slow roll-off filter	5.0/fs	
1	0	0	Super clow roll off filter	0.6/fs-2.5/fs	
1	0	1	Super slow foil-oil filter	(Note 12)	
1 1 0		0	Low dispersion short delay filter	10/fs	
1 1 1		1	N/A	N/A	

Note 11. When the AK4497S is in Oct Speed Mode or Hex Speed Mode, Super Slow roll-off filter is selected regardless of SSLOW/SD/SLOW bit setting.

Note 12. 0.6/fs in Normal Speed Mode. It varies in the range of 0.6/fs-2.5/fs depending on the Sampling Speed setting.

In addition, in PCM mode, there is a delay error due to the timing of capturing data at the data interface. The delay error depends on the Synchronization Function (SYNCE bit) setting (Table 9).

SYNCE bit		Delay Error	
	0	<±1/fs	
	1	<±0.3 µs	(default)

Table 9 Delay Error at the Data Interface (PCM mode)

(e.g.) Latency when PCM mode, fs = 44.1 kHz, Sharp Roll-off filter and SYNCE bit = "0".

Latency =  $(29.2 \pm 1)/\text{fs} = 662 \pm 23 \,\mu\text{s}$ 

#### 6.2. DSD mode

Latency in DSD mode is approximately 8  $\mu s$  in DSD64 mode, which varies slightly depending on the operation rate and DSDF bit.

#### 7. Design of Analog Output Post-Circuit

#### 7.1. Calculation of the DC load resistance

The external circuit after the analog output pins (AOUTP, AOUTN) must be designed so that its DC load resistance ( $R_L$ ) complies with the "Load Resistance" specifications given in chapter 8 in the datasheet. The  $R_L$  is the effective resistance between the analog output pins and the system analog ground (Figure 2). This section describes how to calculate the DC load resistance by referring to the circuit as shown in Figure 3.



Figure 2. Schematic Diagram of the  $R_L$ 





The R<sub>L</sub> is determined by R<sub>L</sub> = V<sub>a</sub>/I<sub>a</sub> from I<sub>a</sub> at full-scale current output and output voltage V<sub>a</sub> of AOUTx pin (Figure 4). For normal operation of the AK4497S, both the R<sub>Lp</sub> (R<sub>L</sub> of AOUTP pin) and the R<sub>Ln</sub> (R<sub>L</sub> of AOUTN pin) must satisfy the specification (R<sub>L</sub>  $\ge$  120  $\Omega$ , HLOAD bit = "1").



Figure 4. R<sub>Lp</sub> and R<sub>Ln</sub> in the Figure 4 Schematic

In Figure 3 case, the  $R_{Lp}$  and the  $R_{Ln}$  are,

$$R_{Lp} = \frac{V_{ap}}{I_{ap}} = R_{11} + R_{12}$$
$$R_{Ln} = \frac{V_{an}}{I_{an}} = \frac{(V_{com} + V_{0-p})(R_{11} + R_{12})R_{21}}{R_{11}V_{com} + (R_{11} + 2R_{12})V_{0-p}}$$

Where,

 $V_{COM} = 0.5(VREFH - VREFL)$ 

$$V_{0-p} = 0.28(VREFH - VREFL)$$

### 7.2. Filter Design

The formula for calculating the parameters of the second-order low-pass filter shown in Figure 5 is shown below.





$$DC \ Gain = \frac{0.5(R_{21}R_{12} + R_{11}R_{22}) + R_{12}R_{22}}{R_{21}(R_{11} + R_{12})}$$

$$f_{cp} = \frac{\omega_{0p}}{2\pi} , \quad f_{cn} = \frac{\omega_{0n}}{2\pi}$$

$$\omega_{0p} = \frac{1}{\sqrt{C_{11}C_{12}R_{12}R_{13}}} , \quad \omega_{0n} = \frac{1}{\sqrt{C_{21}C_{22}R_{22}R_{23}}}$$

$$Q_p = \frac{C_{11}\omega_{0p}}{\frac{1}{R_{11}} + \frac{1}{R_{12}} + \frac{1}{R_{13}}} , \quad Q_n = \frac{C_{21}\omega_{0n}}{\frac{1}{R_{21}} + \frac{1}{R_{22}} + \frac{1}{R_{23}}}$$

$$R_{Lp} = \frac{V_{ap}}{I_{ap}} = R_{11} + R_{12}$$

$$R_{Ln} = \frac{V_{an}}{I_{an}} = \frac{(V_{com} + V_{0-p})(R_{11} + R_{12})R_{21}}{R_{11}V_{com} + (R_{11} + 2R_{12})V_{0-p}}$$

C031-00

2025/04

#### 8. Recommended Components

#### 8.1. Capacitance Values to be noted

When LDOE = H, it is necessary to place a capacitor of **1**  $\mu$ F between DVSS pin and DVDD pin (Figure 6). If the capacitance is higher than 1  $\mu$ F, the internal circuit will not start up, and AK4497S will not operate. Conversely, if the capacitance is lower than 1  $\mu$ F, the product will operate, but the power supply circuit in the AK4497S will be unstable, leading to unreliable circuit operation.



Figure 6 Part of the external circuit around AK4497S

#### Device Connection Example in Dual Mono mode 9.

In Register Control mode, AK4497S can be used in Dual Mono mode. Please refer to the settings in Table 10. Do not change the settings while SDATA or all clock signals are being input, such as during sound playback.

AK4497S	MONO bit	SELLR bit	INVL bit	INVR bit		AOUTLN	AOUTLP	AOUTRP	AOUTRN
	1	0	0	0	$\rightarrow$	LN	LP	LP	LN
for Lob	1	0	0	1		LN	LP	LN	LP
	1	0	1	0		LP	LN	LP	LN
	1	0	1	1		LP	LN	LN	LP
	1	1	0	0		RN	RP	RP	RN
for Pob	1	1	0	1		RN	RP	RN	RP
	1	1	1	0		RP	RN	RP	RN
	1	1	1	1		RP	RN	RN	RP

Table 10 Register setting Matrix in Dual Mono mode



Figure 7 Connection example in Dual Mono mode

# 10. Revision History Date (Y/M/D) Revision Reason Page Contents 25/04 00 First Edition

#### **IMPORTANT NOTICE** -

- 0. Asahi Kasei Microdevices Corporation ("AKM") reserves the right to make changes to the information contained in this document without notice. When you consider any use or application of AKM product stipulated in this document ("Product"), please make inquiries the sales office of AKM or authorized distributors as to current status of the Products.
- 1. All information included in this document are provided only to illustrate the operation and application examples of AKM Products. AKM neither makes warranties or representations with respect to the accuracy or completeness of the information contained in this document nor grants any license to any intellectual property rights or any other rights of AKM or any third party with respect to the information in this document. You are fully responsible for use of such information contained in this document in your product design or applications. AKM ASSUMES NO LIABILITY FOR ANY LOSSES INCURRED BY YOU OR THIRD PARTIES ARISING FROM THE USE OF SUCH INFORMATION IN YOUR PRODUCT DESIGN OR APPLICATIONS.
- 2. The Product is neither intended nor warranted for use in equipment or systems that require extraordinarily high levels of quality and/or reliability and/or a malfunction or failure of which may cause loss of human life, bodily injury, serious property damage or serious public impact, including but not limited to, equipment used in nuclear facilities, equipment used in the aerospace industry, medical equipment, equipment used for automobiles, trains, ships and other transportation, traffic signaling equipment, equipment used to control combustions or explosions, safety devices, elevators and escalators, devices related to electric power, and equipment used in finance-related fields. Do not use Product for the above use unless specifically agreed by AKM in writing.
- 3. Though AKM works continually to improve the Product's quality and reliability, you are responsible for complying with safety standards and for providing adequate designs and safeguards for your hardware, software and systems which minimize risk and avoid situations in which a malfunction or failure of the Product could cause loss of human life, bodily injury or damage to property, including data loss or corruption.
- 4. Do not use or otherwise make available the Product or related technology or any information contained in this document for any military purposes, including without limitation, for the design, development, use, stockpiling or manufacturing of nuclear, chemical, or biological weapons or missile technology products (mass destruction weapons). When exporting the Products or related technology or any information contained in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. The Products and related technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 5. Please contact AKM sales representative for details as to environmental matters such as the RoHS compatibility of the Product. Please use the Product in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. AKM assumes no liability for damages or losses occurring as a result of noncompliance with applicable laws and regulations.
- 6. Resale of the Product with provisions different from the statement and/or technical features set forth in this document shall immediately void any warranty granted by AKM for the Product and shall not create or extend in any manner whatsoever, any liability of AKM.
- 7. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of AKM.

Rev.1